Modeling Out-of-Order Processors for WCET Analysis
| dc.contributor.author | LI, Xianfeng | en_US |
| dc.contributor.author | ROYCHOUDHURY, Abhik | en_US |
| dc.contributor.author | MITRA, Tulika | en_US |
| dc.date.accessioned | 2005-09-13T09:13:58Z | en_US |
| dc.date.accessioned | 2017-01-23T06:59:36Z | |
| dc.date.available | 2005-09-13T09:13:58Z | en_US |
| dc.date.available | 2017-01-23T06:59:36Z | |
| dc.date.issued | 2005-09-13T09:13:58Z | en_US |
| dc.description.abstract | Estimating the Worst Case Execution Time (WCET) of a program on a given processor is important for the schedulability analysis of real-time systems. WCET analysis techniques typically model the timing effects of micro-architectural features in modern processors (such as the pipeline, cache, branch prediction, etc.) to obtain safe and tight estimates. In this paper, we model out-of-order processor pipelines for WCET analysis. The analysis is, in general, difficult even for a basic block (a sequence of instructions with single-entry and single-exit points) if some of the instructions have variable latencies. This is because the WCET of a basic block on out-of-order pipelines cannot be obtained by assuming maximum latencies of the individual instructions. Our timing estimation technique for a basic block proceeds by a fixed-point analysis of the time intervals at which the instructions enter/leave a pipeline stage. To extend our estimation to whole programs, we use Integer Linear Programming (ILP) to combine the timing estimates for basic blocks. Timing effects of instruction cache and branch prediction are also modeled within our pipeline analysis framework. This forms a combined timing analysis framework that captures out-of-order pipeline, cache, branch prediction as well as the mutual interaction among these micro-architectural features. The accuracy of our analysis is demonstrated via tight estimates obtained for several benchmarks. | en_US |
| dc.format.extent | 596973 bytes | en_US |
| dc.format.mimetype | application/pdf | en_US |
| dc.identifier.uri | https://dl.comp.nus.edu.sg/xmlui/handle/1900.100/1854 | en_US |
| dc.language.iso | en | en_US |
| dc.relation.ispartofseries | TRC9/05 | en_US |
| dc.title | Modeling Out-of-Order Processors for WCET Analysis | en_US |
| dc.type | Technical Report | en_US |