Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • All of DSpace
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "DONG, Jin Song"

Now showing 1 - 2 of 2
Results Per Page
Sort Options
  • No Thumbnail Available
    Item
    Event-based Fairness
    (2007-01-05T02:02:53Z) DONG, Jin Song; SUN, Jun
    Liveness plays an important role in system requirements. Fairness conditions are an effective way of expressing liveness properties. Previous studies on liveness and fairness have been state-based, for instance, using the notion of B\"{u}chi automata. Traditional event-based specification languages like CSP and CCS deal with safety properties only. In this work, we propose a notion of event-based fairness, i.e., an intuitive yet sound way of associating fairness constraints with individual events. Our approach is demonstrated in the setting of the classic CSP.
  • No Thumbnail Available
    Item
    From Live Sequence Charts to Distributed Implementation
    (2007-01-04T03:15:37Z) DONG, Jin Song; SUN, Jun
    Mechanized generation of prototypes from high-level specifications has long been an ultimate challenge for software engineering. One high-level specification of great interest is scenario-based sequence diagrams. Sequence diagrams serve as the manifestation of use cases and if synthesizable they could lead directly to implementation. In this work, we propose a method to generate prototypes all the way from a variant of sequence diagrams, namely Live Sequence Charts (LSC). The idea is of using mature theories and tool support of Communicating Sequential Process (CSP) to offer practical solutions to the distributed synthesis and verification problem of LSC. Our approach starts with defining a formal semantics for LSC, based on which a sound SP interpretation of LSC is developed. CSP algebraic laws are then applied to synthesize the distributed behaviors of each object without constructing the global state machine. Another implication is that tool support for CSP can be reused to verify LSC specifications.

DSpace software copyright © 2002-2025 LYRASIS

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback