|
DSpace at School of Computing, NUS >
School of Computing >
Technical Reports >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/1900.100/3039
|
| Title: | Program Transformations for Predictable Cache Behavior |
| Authors: | HUYNH, Bach Khoa JU, Lei CHATTOPADHYAY, Sudipta ROYCHOUDHURY, Abhik |
| Keywords: | Timing predictability Timing Analysis Cache-efficient Algorithms |
| Issue Date: | 25-May-2009 |
| Series/Report no.: | ;TRA5/09 |
| Abstract: | Real-time embedded software developers need to balance the dual (and seemingly conflicting) concerns of efficiency and predictability. Efficiency concerns are typically addressed by tuning the application and its underlying processing platform through a variety of techniques such as generating custom instructions in the instruction set, or configuring the processing platform. However, timing predictability remains a difficult goal to achieve, specifically in the presence of
performance-enhancing micro-architectural features such as data caches. Presence of data caches can cause vast variation in the execution time for even programs with a single path. In this paper, we study a new approach to achieve predictable cache behavior (without large performance degradation) in data-intensive embedded applications. Our approach is to rewrite a given application into a “cache-efficient” style, where the data memory accesses are tracked and transformed to systematically reduce data cache conflic... |
| URI: | http://hdl.handle.net/1900.100/3039 |
| Appears in Collections: | Technical Reports
|
Files in This Item:
| File |
Size | Format |
| TRA5-09.pdf | 628Kb | Adobe PDF | View/Open |
|
Show full item record
All items in DSpace are protected by copyright, with all rights reserved.
|